

# SoC FPGA based design realization of Dynamic Digital Beam Synthesizer for AESA Radars

Neeraj Kumar<sup>1</sup>, Yashi Jaiswal<sup>1</sup>, Minza Gayas<sup>1</sup>, Manisha Mathur<sup>1</sup>, Prathibha B.T<sup>2</sup>

1. Bharat Electronics Limited, Ghaziabad

2. Central Research Laboratory, Bengaluru

[neerajkumar1@bel.co.in](mailto:neerajkumar1@bel.co.in)

[yashijaiswal@bel.co.in](mailto:yashijaiswal@bel.co.in)

[minzagayas@bel.co.in](mailto:minzagayas@bel.co.in)

[manishamathur@bel.co.in](mailto:manishamathur@bel.co.in)

[prathibhatb@bel.co.in](mailto:prathibhatb@bel.co.in)

**Abstract**— The demand for dynamically reconfigurable digital beam synthesizer with miniaturized architecture to meet operational requirements of AESA radars has increased in the recent times. Complexity of integrating different processing elements, communication protocols and interfaces complicates the system design methodology which indeed calls for optimization of hardware and software to meet system requirements. This paper presents a customized architecture, to fit in 96 channels real time multi beam processing, high speed data communication, health monitoring, built in self test and diagnosis capabilities on a single SoC-FPGA chip with a special feature of dynamic beam weight configuration. This architecture provides enhanced functionality, adaptability and performance coupled with board space, power and system cost savings.

**Keywords**— AESA Radar, beam forming, digital beam synthesizer, SoC FPGA, ARM processor, AXI protocol

## I. INTRODUCTION

Digital Beam Synthesizer for AESA radars requires combination of high-level computational capability of processor and stringent real-time operations of an FPGA. The proposed architecture is fusion of these two hard cores into a single embedded computing platform<sup>[1]</sup> blended with enhanced feature of Dynamic beam weight configuration for agile beam formation. The realised prototype is a single SoC FPGA<sup>[2]</sup> based card with 28nm FPGA and dual ARM Cortex-A9 MPCore Processor handling high speed data rate up to 10 Gbps. Dynamic configuration of weights and subsequent complex beam computation takes place hand in hand with processing divided partially between FPGA resources and dual core ARM Processor. Multi tasking and dynamic thread scheduling with high speed AXI Bridge between FPGA and ARM Processor makes it possible to achieve required performance<sup>[3]</sup>.

## II. FUNCTIONAL OVERVIEW

Real time processing of high-speed input data from active array with dynamically configurable beam coefficients is aptly distributed between high-end FPGA and ARM processor of the SoC device<sup>[4]</sup>. Dedicated multi-threaded software application is responsible for beam weight calculation and configuration based on command received from radar controller. An interrupt service routine implemented in kernel space gets activated on reception of command and instructs processor for calculating weights on high priority. Ping pong buffers<sup>[5]</sup> have been used to implement simultaneous weight configuration for next burst during real time data processing of current burst. Dedicated high speed data link between FPGA and ARM makes it possible to achieve required operational performance. The functional block diagram representing the fused architecture for dynamic digital synthesizer is depicted in *Figure 1.1*.




Figure 1.1: Block Diagram of SoC based Digital Beam Synthesizer

### III. DYNAMIC BEAM WEIGHT CONFIGURATION

Processor based calculation of weight coefficients is implemented in the proposed architecture as explained above. Reconfigurations of weights results in dynamic updation of receive beam pattern formation, thereby introducing beam agility from burst to burst.

The weight coefficient for nth sample of beam steered to angle  $\theta$  is given as [6]:

$$w_n = e^{j2\pi \frac{d}{\lambda}(n-1)\sin \phi}$$

On reception of waveform parameters like transmission frequency, beam type & array parameters pertaining to next burst, beam weights are re-calculated at software level & new coefficients are loaded onto memory blocks accessible by FPGA. The beam corresponding to IQ data of next burst is hence dynamically formed.

The benchmarking of time consumed for computing beam coefficients on the fly with this fused architecture is given in Table 1. The simulations and observations have been carried out in Matlab© and ARM DS-5 IDE.

TABLE I  
DYNAMIC BEAM WEIGHT COMPUTATION PERFORMANCE

Updation Time of Beam Coefficients (ms)				
Trial#1	Trial#7	Trial#13	Trial#19	Trial#25
0.168	0.167	0.168	0.167	0.167
0.168	0.167	0.169	0.166	0.167
0.168	0.167	0.167	0.166	0.164
0.172	0.168	0.166	0.168	0.167
0.189	0.166	0.168	0.171	0.171
0.166	0.171	0.17	0.168	
<b>Average Time (ms)</b>				<b>0.168</b>

The average time taken for computation & loading of beam weights for 8x12 array architecture is about 168us as shown in Figure 1.2 which is sufficiently well before the start of next burst scheduled in most of the Radar systems[7].

```

card                               WEIGHTS                               ATE
root@arria10:/home# ./Dynamic_BeamWT_conf
*****Mapping addresses from Main & LW bridges*****
Mapped main bridge 36dd9000
Mapped lw bridge 76dd9000
Mapped FPGA2HPS Control reg 76dd9100
Mapped HPS2FPGA Control reg 76dd9110
Mapped HPS2FPGA_BEAM_MEM 36dd9000
socket created=0
Value of dx 0.024800
Value of dy 0.050800
No. of rows 12
No. of columns 8
Received 22 bytes
Beam wt parameters msg received

Time taken for calculation of beam weights is 0.168000 ms with clock frequency 1000000
    
```

Figure 1.2: Dynamic Beam weight computation performance

The MATLAB simulated beam generated for 8x12 array with transmission frequency of 3.1GHz & steering angle 0° in azimuth is shown in Figure 1.3.




Figure 1.3: Simulated Beam for 8x12 array with centre on boresight

The beam synthesized by dynamic digital beam former with same transmission frequency and antenna array configuration but steering angle set to 5° is shown in Figure 1.4.




Figure 1.4: Digital Beam Synthesizer for 8x12 array steered at 5° in azimuth

#### IV. HARDWARE IMPLEMENTATION

Beam synthesizer card is realised on 3U PCB and comprises of following components

- Single SoC FPGA
- Optical Transceivers
- DDR3 RAM
- 10G Ethernet
- Backplane connector
- Other debug peripherals

The individual module and the whole set-up housed inside a chassis for 96-channel array configuration is shown in *Figure 1.5*.




Figure 1.5: Hardware Model of Digital Beam Synthesizer

#### V. SOFTWARE IMPLEMENTATION

- Embedded Linux<sup>[8]</sup> kernel 3.10.31-itsi installed with FPGA drivers for resource sharing between the FPGA and ARM Cortex-A9 processor AXI bus protocol<sup>[9]</sup>.
- Slow peripherals such as registers for control and status of the beam formation are connected via AXI lightweight bridge
- Memory blocks for dynamic configuration of beam coefficients and storing complex beam output are interfaced through high speed AXI master bridge.

The software architecture is depicted in *Figure 1.6*.




Figure 1.6: Software Architecture of Digital Beam Synthesizer

#### VI. SALIENT FEATURES

- Dynamic Weight configuration for beam formation.
- Modular and scalable architecture to cater generic solution for various configurations of Phase Array Radars
- High speed data handling capacity up to 10Gbps per link.
- Power efficient solution with 20 W power per card.
- Compact mechanical design.
- Cost effective solution

#### VII. CONCLUSION

This architecture provides increased adaptability due to agility incorporated at beam data calculation and configuration, power and cost reduction as well as future proofing the design unlike conventional architectures with fixed beam coefficients. The same design approach can be adopted for other logic intensive systems of AESA Radars like adaptive beam formers, Signal Processors and Radar Controllers etc

#### REFERENCES

- [1] Ron Sass and Andrew G. Schmidt. Embedded Systems, Design with Platform FPGAs Principles and Practices
- [2] Altera User-customizable ARM based SoCs: [https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/br-br-soc-fpga.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/br-br-soc-fpga.pdf)
- [3] T.R Parthasarathy, N. Venkatakrishnan, K. Balamurgan, Analysis of partitioning between ARM and FPGA on performance characteristics, IEEE conference on ICACCCT, 2012
- [4] Altera White paper, Real-time challenges and Opportunities in SoCs, Version 1.1, Mar 2013

- [5] National Semiconductor Application Note 1222, "USB9603/4-Increased Data Transfer Rate using Ping-Pong Buffering", Revision 1.0, March 2002
- [6] V. Rabinovich and N. Alexandrov, "Antenna Arrays and Automotive Applications", Chapter 2, p.50, June 2012
- [7] Taniza Roy, D. Meena. L.G.M Prakasam, "FPGA based Digital beam forming for Radars", Radar Conference, IEEE explorer, 2009
- [8] Karim Yaghmour, Jon Masters, Gaid Ben-Yossef, Phillip Gerum, "Building Embedded Linux Systems: Concepts, Techniques, Tricks and Traps", Chapter 3, p. 57, 2008
- [9] Amba AXI and ACE Protocol Specification, October 2011  
[http://www.gstitt.ece.ufl.edu/courses/fall15/eel4720\\_5721/labs/refs/AXI4\\_specification.pdf](http://www.gstitt.ece.ufl.edu/courses/fall15/eel4720_5721/labs/refs/AXI4_specification.pdf)

## BIODATA of AUTHORS:



**Neeraj Kumar** born in January 1987 earned his BE degree in Electronics and communication engineering from Government engineering college Pauri Garhwal (Uttarakhand) in year 2008. He joined BEL Ghaziabad in 2008 and thereafter has been on deputation in LRDE (DRDO) Bangalore for five years. Currently he is working on FPGA based digital beam former, Signal Processor and other applications of Radar Systems.



**Yashi Jaiswal** received B.Tech degree in Electronics & Communication Engineering from Institute of Engineering & Technology, Lucknow in 2012. She is posted as Senior Engineer in D&E- Radar Department, BEL Ghaziabad. She has worked in Transmitter & IFF Systems of CAR series. She is currently involved in Dynamic Digital Beam Synthesizer for AESA Radars. Her areas of interest include antenna electronics, RF transmission and digital electronics.



**Minza Gayas** received B.Tech degree in Electronics & Communication Engineering from National Institute of Technology, Srinagar in 2012. She is posted as Senior Engineer in D&E - Radar department of BEL, Ghaziabad. She has worked in Track Data Handling System of Arudhra Radar, Power Control & Automation system of AD-TCR. She is currently involved in Dynamic Digital Beam Synthesizer for AESA Radars. Her areas of interest include Air defence applications, digital signal processing, Control & Automation and antenna electronics.



**Manisha Mathur** received her B. E. Degree in Electronics & communication Engineering from M.I.T.S. Gwalior, India (1990), M. Tech. Degree in Digital Communication from M.A.N.I.T. Bhopal, India (1992). Presently, she is working as D.G.M. in Bharat Electronics Limited, Ghaziabad, India since 1992. Currently, she is leading a team for design and development of active aperture phased array radar. Her areas of interest include radar signal processing, radar system design and photonic systems.



**Prathibha B.T** received her B.E degree in Electronics and communication engineering from KNSIT, VTU, Belagavi (2006), M.Tech degree in Digital Communication from RCVE, VTU, Belagavi (2008). Presently, she has been working as Member (Research Staff) in Central Research Laboratory, Bengaluru since 2008. Currently, she is working for design and development of DBF for radar. Her area of interest includes design of Security systems, Radar systems and Switch & Routing Systems.